# City University of Hong Kong Course Syllabus

# offered by College/School/Department of Electronic Engineering with effect from Semester <u>A in 2018/2019</u>

# Part I Course Overview

Course Title:	Logic Circuit Design
Course Code:	EE2000
Course Duration:	One Semester (13 weeks)
Credit Units:	3
Level:	B2
<b>Proposed Area</b> : (for GE courses only)	<ul> <li>Arts and Humanities</li> <li>Study of Societies, Social and Business Organisations</li> <li>Science and Technology</li> </ul>
Medium of Instruction:	English
Medium of Assessment:	English
<b>Prerequisites</b> : (Course Code and Title)	EE1001 Foundations of Digital Techniques
<b>Precursors</b> : (Course Code and Title)	Nil
<b>Equivalent Courses</b> : (Course Code and Title)	Nil
<b>Exclusive Courses:</b> (Course Code and Title)	Nil

# **Part II Course Details**

#### 1. Abstract

The aim is to provide students with an understanding of the concepts and design of logic circuits, including various devices, techniques for analyzing and designing combinational circuits and sequential circuits, and circuit design and implementation techniques with FPGA devices. The electrical characteristics of selected logic families are also covered.

#### **Course Intended Learning Outcomes (CILOs)** 2.

(CILOs state what the student is expected to be able to do at the end of the course according to a given standard of performance.)

No.	CILOs <sup>#</sup>	Weighting* (if applicable)	Discov curricu learnin	very-en ilum rel ig outco	tiched lated omes
			(please approp	e tick priate)	where
			A1	A2	A3
1.	Apply different methods to simplify combinational logic functions and sequential machines			$\checkmark$	
2.	Analyze and design combinational and synchronous sequential circuits		$\checkmark$	$\checkmark$	
3.	Recognize electrical characteristics of different logic families		$\checkmark$	$\checkmark$	
4.	Design and implement logic circuits with FPGA				
5.	Apply basic theories to practical work				
* If we	eighting is assigned to CILOs, they should add up to 100%.	100%			

If weighting is assigned to CILOs, they should add up to 100%. 

<sup>#</sup> Please specify the alignment of CILOs to the Gateway Education Programme Intended Learning outcomes (PILOs) in Section A of Annex.

A1: Attitude

Develop an attitude of discovery/innovation/creativity, as demonstrated by students possessing a strong sense of curiosity, asking questions actively, challenging assumptions or engaging in inquiry together with teachers.

A2: Ability

Develop the ability/skill needed to discover/innovate/create, as demonstrated by students possessing critical thinking skills to assess ideas, acquiring research skills, synthesizing knowledge across disciplines or applying academic knowledge to self-life problems.

A3: *Accomplishments* 

Demonstrate accomplishment of discovery/innovation/creativity through producing /constructing creative works/new artefacts, effective solutions to real-life problems or new processes.

#### 3. **Teaching and Learning Activities (TLAs)**

(TLAs designed to facilitate students' achievement of the CILOs.)

TLA	Brief Description	CILO No.					Hours/week (if	
		1	2	3	4	5		applicable)
Lecture	Explain keys concepts such as binary code, logic circuit, combinational and sequential circuit.	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		3 hours/week
Tutorial	Discuss and practice how to use the lecture materials in real implementations through the tutorial questions.	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$	$\checkmark$		1 hour/week
Laboratory	Recognize, design, and apply the fundamental logic circuits to practical work using Hardware Description Language (HDL).	V	V	V	V	V		3 hours/week for 5 weeks

## 4. Assessment Tasks/Activities (ATs)

(ATs are designed to assess how well the students achieve the CILOs.)

Assessment Tasks/Activities	CILO No.						Weighting*	Remarks
	1	2	3	4	5			
Continuous Assessment: 40%								
At least 3 assignments,							40%	
quizzes/tests, laboratories								
Examination: 60% (duration: 2h	nrs	, if ap	oplica	uble)				
* The weightings should add up to 100%.				100%				

The weightings should add up to 100%.

## **Remark:**

To pass the course, students are required to achieve at least 30% in course work and 30% in the examination. Also, 75% laboratory attendance rate must be obtained.

# 5. Assessment Rubrics

(Grading of student achievements is based on student performance in assessment tasks/activities with the following rubrics.)

Assessment Task	Criterion	Excellent (A+, A, A-)	Good (B+, B, B-)	Fair (C+, C, C-)	Marginal (D)	Failure (F)
1. Examination	Achievements in CILOs	High	Significant	Moderate	Basic	Not even reaching marginal levels
2. Coursework	Achievements in CILOs	High	Significant	Moderate	Basic	Not even reaching marginal levels

### 6. Constructive Alignment with Major Outcomes

		•	
Please state	how the co	ourse contribute to the	specific MILO(s)

MILO	How the course contribute to the specific MILO(s)
1	An ability to apply knowledge of mathematics, science and engineering.
2	An ability to design and conduct experiments as well as to analyse and
	interpret data.
3	An ability to design a system, component.
5	An ability to identify, evaluate, formulate and solve engineering problems.
7	An ability to communicate effectively.
10	An ability to use necessary engineering tools.

Part III Other Information (more details can be provided separately in the teaching plan)

### 1. Keyword Syllabus

### Revision of Boolean algebra and K-map

Boolean algebra and switching functions; minterm and maxterm canonical forms; sum of products and products of sums; don't care conditions; minimization by Boolean algebra and Karnaugh map.

#### Combinational Logic Circuit Design

Minimization by Quine-McCluskey method; circuit designs; timing parameters and circuit hazards.

#### Circuit Design with Functional Blocks

Carry Look Ahead adder; comparators; decoders and encoders; multiplexers and demultiplexers.

#### Flip-flops

Latches, RS, JK, D-type, edge-triggered and master-slave flip-flops; triggering and setting; timing parameters.

### Synchronous Sequential Logic Circuit

Concept of states; Mealy and Moore Machines; redundant state elimination; sequential digital system analysis and design.

#### Registers and Counter

Basic registers and counters; ripple counters and synchronous counters, and their applications; construction of registers and counters.

#### Logic Families

Introduction to electrical characteristics of TTL and CMOS logic families; transfer characteristics, noise margins; fan-in and fan-out; comparison of families; interfacing between different families.

#### Field-Programmable Gate Array

Introduction to Hardware Description Language (HDL); combinational circuit modelling; sequential circuit modelling; synchronous sequential circuit synthesis; debugging and validation.

# 2. Reading List

# 2.1 Compulsory Readings

(Compulsory readings can include books, book chapters, or journal/magazine articles. There are also collections of e-books, e-journals available from the CityU Library.)

1. Nil

# 2.2 Additional Readings

(Additional references for students to learn to expand their knowledge about the subject.)

1.	Alan B. Marcovitz: Introduction to Logic Design, Third Edition, ISBN 978-0-07-016490-1
	(McGraw-Hill Higher Education 2010).
2.	M. M. Mano, M. D. Ciletti: Digital Design - With an Introduction to the Verilog HDL, Fifth
	Edition, ISBN 10: 0-13-277420-8 (Pearson Education 2013).
3.	C V S Rao: Switching Theory & Logic Design, ISBN 81-317-0183-2 (Pearson Education 2006).
4.	Victor P. Nelson, H. Troy Nagle, Bill D. Carrol, J. David Irwin: Digital Logic Circuit Analysis
	and Design, ISBN 0-13-463894-8 (Prentice Hall, International Edition 1995).
5.	Stephen Brown and Zvonko Vranesic: Fundamentals of digital logic with Verilog design, ISBN
	9780073380544, (McGraw-Hill 2014).