

# Flat-band voltage shift in metal-gate/high- $k$ /Si stacks\*

Huang An-Ping(黄安平)<sup>a)†</sup>, Zheng Xiao-Hu(郑晓虎)<sup>a)</sup>, Xiao Zhi-Song(肖志松)<sup>a)</sup>,  
 Yang Zhi-Chao(杨智超)<sup>a)</sup>, Wang Mei(王玫)<sup>a)</sup>,  
 Paul K. Chu(朱剑豪)<sup>b)</sup>, and Yang Xiao-Dong(杨晓东)<sup>c)</sup>

<sup>a)</sup>Department of Physics, Beihang University, Beijing 100191, China

<sup>b)</sup>Department of Physics and Materials Science, City University of Hong Kong, Tat Chee Avenue,  
 Kowloon, Hong Kong, China

<sup>c)</sup>Department of Electrical and Computer Engineering, University of Florida, Gainesville, FL 32611, USA

(Received 28 January 2011; revised manuscript received 19 April 2011)

In metal-gate/high- $k$  stacks adopted by the 45 nm technology node, the flat-band voltage ( $V_{fb}$ ) shift remains one of the most critical challenges, particularly the flat-band voltage roll-off ( $V_{fb}$  roll-off) phenomenon in p-channel metal-oxide-semiconductor (pMOS) devices with an ultrathin oxide layer. In this paper, recent progress on the investigation of the  $V_{fb}$  shift and the origin of the  $V_{fb}$  roll-off in the metal-gate/high- $k$  pMOS stacks are reviewed. Methods that can alleviate the  $V_{fb}$  shift phenomenon are summarized and the future research trend is described.

**Keywords:** flat-band voltage shift,  $V_{fb}$  roll-off, metal gate, high- $k$  dielectrics

**PACS:** 73.40.Qv, 85.30.Tv, 73.30.+y

**DOI:** 10.1088/1674-1056/20/9/097303

## 1. Introduction

As a result of the aggressive downscaling of metal-oxide-semiconductor field-effect transistors (MOS-FETs) in the semiconductor industry, metal and high- $k$  oxides have replaced polycrystalline silicon and SiO<sub>2</sub> as the gate materials in the 45 nm MOS technology and beyond.<sup>[1,2]</sup> High- $k$  oxides presently still underperform in comparison with SiO<sub>2</sub> in some aspects, including the threshold voltage ( $V_{th}$ ), mobility and defects.<sup>[3,4]</sup> Among them, the influence of the flat-band voltage ( $V_{fb}$ ) on the threshold voltage must be controlled to a certain level. Unfortunately, as metal gate/high- $k$  stacks are applied in 45 nm MOS technology, substantial shifts in  $V_{fb}$  have been observed, especially along the negative direction in the p-channel MOS (pMOS).<sup>[5]</sup> In spite of the shrinking equivalent oxide thickness (EOT), the  $V_{fb}$  roll-off phenomenon is also observed.<sup>[6]</sup> Many factors can shift  $V_{fb}$  to the negative direction in the pMOS stacks, for example, Fermi-level pinning, oxygen vacancies with positive charge in the dielectric layer and dipoles at the bottom interfacial layer (high- $k$ /SiO<sub>2</sub> or interfacial SiO<sub>2</sub>/Si

layer).<sup>[7–12]</sup> Various methods have been proposed to reduce the  $V_{fb}$  shift, such as inserting capping layers, decreasing annealing temperature and doping.<sup>[10–14]</sup> In this paper, recent progress and future challenges pertaining to the  $V_{fb}$  shift to the negative direction in the pMOS as well as the origin of the  $V_{fb}$  roll-off phenomenon are reviewed. In addition, methods to alleviate the magnitude of the  $V_{fb}$  shift are summarized and the future research trend is discussed.

## 2. Factors affecting $V_{fb}$ in pMOS

Since high- $k$  dielectrics are introduced into MOS-FETs to reduce the leakage currents in 45 nm technology, it is necessary to replace the poly-Si with a metal that has an appropriate work function as the gate electrode. The metal gate electrode can not only eliminate the gate depletion and the boron penetration, but also greatly reduce the gate resistance.<sup>[15]</sup> Unfortunately, in metal-gate/high- $k$  pMOS stacks,  $V_{fb}$  shifts of about  $-0.7$  V compared with those of the SiO<sub>2</sub> dielectric have been observed, as shown in Fig. 1.<sup>[8,16]</sup> In particular, the aggressive negative  $V_{fb}$  shift called


\*Project supported by the National Natural Science Foundation of China (Grants Nos. 50802005 and 11074020), the Program for New Century Excellent Talents in University, China (Grant No. NCET-08-0029), the Ph.D. Program Foundation of Ministry of Education of China (Grant No. 200800061055), and the Hong Kong Research Grants Council General Research Funds, China (Grant No. CityU112608).

†Corresponding author. E-mail: aphuang@buaa.edu.cn


© 2011 Chinese Physical Society and IOP Publishing Ltd

<http://www.iop.org/journals/cpb> <http://cpb.iphy.ac.cn>

the  $V_{fb}$  roll-off emerges with the scaling down of the ultrathin EOT, as shown in Fig. 2.<sup>[6]</sup>



**Fig. 1.** Capacitance–voltage ( $C$ – $V$ ) characteristics of a pMOS with different high- $k$  thicknesses. The area of the capacitance is  $1.2 \times 10^{-4} \text{ cm}^2$ .<sup>[16]</sup>



**Fig. 2.** The  $V_{fb}$ – $T_{EOT}$  curves of a typical n-metal electrode and a p-metal electrode. The p-metal electrode MOS shows  $V_{fb}$  roll-off towards the mid-gap as the thickness of the interlayer  $\text{SiO}_2$  is reduced.<sup>[6]</sup>

Generally, in metal-gate/high- $k$  pMOS stacks,  $V_{fb}$  can be expressed as<sup>[10,17]</sup>

$$V_{fb} = \phi_{m,\text{eff}} - \phi_s - \phi_D - \frac{1}{\varepsilon_h} \int_0^{t_h} x \cdot \rho_b(x) dx - \frac{1}{\varepsilon_{ox}} \int_{t_h}^t x \cdot \rho_i(x) dx - \frac{Q_i \times t_h}{\varepsilon_h} - \frac{Q_f \times T_{EOT}}{\varepsilon_{ox}}, \quad (1)$$

where  $\phi_{m,\text{eff}}$  is the effective work function (EWF) of the metal gate,  $\phi_s$  is the work function of the silicon,  $\phi_D$  is the potential difference due to the dipole layer,  $\rho_b$  and  $\rho_i$  are the charges in the high- $k$  and the bottom oxides, respectively,  $Q_i$  and  $Q_f$  are the charges

at the interfaces between the high- $k$  and the bottom oxides and between the bottom oxide and the Si substrate, respectively,  $t_h$  is the physical thickness of the high- $k$  layer,  $t$  is the thickness of the whole dielectric layer,  $T_{EOT}$  is the equivalent oxide thickness,  $\varepsilon_h$  and  $\varepsilon_{ox}$  are the dielectric constants of the high- $k$  layer and the interlayer  $\text{SiO}_2$ , respectively.

Based on Eq. (1), the negative shift of  $V_{fb}$  in the pMOS may be caused by the EWF, which is closely related to the Fermi-level pinning. Meanwhile, the positively charged defects generated in the high- $k$  layer or in the interlayer  $\text{SiO}_2$  (IL  $\text{SiO}_2$ ) and the dipoles formed at the interface can also influence the negative shift of  $V_{fb}$ . The details are reviewed in the following sections.

## 2.1. EWF influenced by the Fermi level pinning

In the pMOS stack, the EWF is much lower than the corresponding work function in vacuum. Research has shown that the difference is induced by the pinning of the metal Fermi-level on the dielectric (denoted as the Fermi-level pinning) and can be characterized with the pinning factor as

$$\phi_{m,\text{eff}} = \phi_{\text{CNL}} + S \cdot (\phi_m - \phi_{\text{CNL}}), \quad (2)$$

where  $\phi_{\text{CNL}}$ ,  $S$  and  $\phi_m$  are the charge neutrality level (CNL), the pinning factor and the vacuum work function of the gate electrode, respectively. The Fermi-level pinning can be an origin of the  $V_{fb}$  shift in metal-gate/high- $k$  stacks (as shown in Eq. (2)) and makes it much difficult to find the proper metal gate materials to obtain a small  $V_{fb}$ . This is particularly acute in the pMOS.<sup>[15]</sup> The Fermi-level pinning phenomenon is commonly caused by metal induced gap states (MIGS).<sup>[8]</sup> However, a deviation between the MIGS line and the experimental data has been found in metal/high- $k$  MOS stacks for 45 nm technology node and beyond, which implies that there may be other factors influencing the Fermi-level pinning. Recently, it has been shown that the electron state density in the metal gate is also an important factor.<sup>[18]</sup>

### 2.1.1. Metal-induced gap states

In the calculation of the bulk material band structure, it is assumed that the size of the crystal is infinite. When the finite size of the crystal is taken into account, the electron wave function is altered and

states that were forbidden within the bulk gap are allowed at the surface. Thus, when a metal gate contacts a semiconductor layer or a dielectric layer, the wave functions of the electrons in the semiconductor or in the dielectric must keep continuity at the interface. The gap states will decay deeper into the semiconductor or the dielectric. The states are called MIGS, which are intrinsic states in the band gap. The charge transfers along the gap states are due to the difference between the metal Fermi level and the high- $k$ 's CNL. The charging of these states gives rise to a dipole across the interface, which distorts the Fermi level and induces the Fermi-level pinning. Generally, the factor caused by the MIGS can be denoted by a constant pinning coefficient  $S$  for a given high- $k$  dielectric and can be expressed as<sup>[19]</sup>

$$S = \frac{1}{1 + 0.1(\varepsilon_\infty - 1)^2}, \quad (3)$$

where  $\varepsilon_\infty$  is a dielectric constant. The  $S$  characterizes the difference between the work function in vacuum and the EWF of the metal gate on the high- $k$  layer. The dependence on dielectric constant  $\varepsilon_\infty$  suggests that dielectrics with higher dielectric constants will induce larger pinning.<sup>[15]</sup> By adopting a value of  $S = 0.53$  for  $\text{HfO}_2$ , a linear correlation between the work function and the EWF of different metal gates on  $\text{HfO}_2$  can be predicted.<sup>[15]</sup>

However, it is also found that the EWFs predicted by the MIGS are inconsistent with experimental data. Wen *et al.* have analysed recent experimental results addressing the intrinsic and the extrinsic factors controlling the EWF of the metal gate on Hf-based high- $k$  layers and found that the extrinsic factors also played an important role.<sup>[20]</sup> The investigation of the properties at the Re/ $\text{HfO}_2$  interface in the Re/ $\text{HfO}_2$ / $\text{SiO}_2$ /Si MOS stack showed that the Fermi level was partially pinned at the Re/ $\text{HfO}_2$  interface extrinsically and the associated dipole was about 0.5 eV.<sup>[20]</sup> In addition, the difference between experimental results and the prediction of the MIGS mode was also observed.<sup>[21,22]</sup> The EWF at the metal/ $\text{HfSiON}$  pMOS stacks has been examined by Koyama *et al.*<sup>[23]</sup> In order to eliminate the extrinsic defects at the interface, the metal/ $\text{HfSiON}$  (Hf ratio=50%) stacks were prepared by thermal evaporation of Pt, Au and Al. Post-deposition annealing was not performed to avoid the interfacial reactions.<sup>[24]</sup> When the EWF was plotted as a function of the vacuum work function, the slope of the metal/ $\text{HfSiON}$  was


not smaller than that of the metal/ $\text{SiO}_2$ , indicating that the vacuum work function dominated the band alignment even in the metal/ $\text{HfSiON}$ . This result contradicts that of previous reports, in which the MIGS critically affected the band alignment in high- $k$  gate materials. This means that the  $V_{\text{fb}}$  shift should also be influenced by the extrinsic factors.<sup>[25–28]</sup>

### 2.1.2. Electron state density in metal gates

Fermi-level pinning has been found to be largely determined by the distortion of the vacuum level of the metal gate, which is quantitatively governed by the electron state density in the metal gate.<sup>[18]</sup> The pinning factor is adjusted by considering the influence of the electron state density of the metal gate and can be expressed as

$$S = \left[ 1 + \frac{e^2 N_B}{\varepsilon_0 E_{\text{gh}}} \left( \frac{d_{\text{MK}}}{k} + \sqrt{\frac{\varepsilon_0}{e^2 D}} \right) \right]^{-1}, \quad (4)$$

where  $e$  is the charge of an electron,  $\varepsilon_0$  is the vacuum permittivity,  $d_{\text{MK}}$  is the thickness of the metal-gate/high- $k$  interfacial layer,  $E_{\text{gh}}$  is the band gap of the high- $k$  dielectric layer,  $k$  is the relative permittivity of the high- $k$  dielectric,  $N_B$  is the density of state and  $D$  is the electron state density. The calculated relationship between the metal EWF on  $\text{HfO}_2$  and the work function of the metal gate is nearly the same as that obtained from the experiments,<sup>[18]</sup> as presented in Fig. 3. It suggests that a metal with a large electron state density exhibits a high degree of Fermi-level pinning and this constitutes one of the criteria to select proper metal gate materials.<sup>[18]</sup>



**Fig. 3.** Comparison among the MIGS fit, the calculation correlation considering the influence of the electron state density of the metal gate and the experimental trend of the metal EWF on  $\text{HfO}_2$  for different metal gates.<sup>[18]</sup> The  $\phi_{\text{m,vac}}$  is the vacuum metal work function.

2.1.3. Positively charged oxygen vacancies in dielectrics

The Fermi-level pinning governed by the MIGS and the electron state density in a metal gate mainly determines the  $V_{fb}$  shift in metal-gate/high- $k$  pMOS stacks. However, when the IL  $\text{SiO}_2$  between the high- $k$  dielectric and the Si substrate is introduced to improve the overall electrical properties of the metal/high- $k$  MOS stacks (as shown in Fig. (4)), the above theory hardly explains the sharp roll-off of  $V_{fb}$ , which critically depends on the thickness of the IL  $\text{SiO}_2$  as well as the high temperature.<sup>[27]</sup> Recent experimental results show that annealing the metal electrodes at high temperature causes  $E_F$  to drift towards the mid gap. Metals with high work functions, such as Pt, Re and Ru, are unstable under oxygen-deficient conditions when they contact the high- $k$  layer and are transparent to oxygen during post-annealing at high temperature.<sup>[28]</sup> It suggests that the  $V_{fb}$  shift, especially the  $V_{fb}$  roll-off, may be related to the oxygen vacancies created during the post-annealing at high temperature.<sup>[29]</sup>




Fig. 4. MOS stack with an IL  $\text{SiO}_2$  between the high- $k$  dielectric and the Si substrate.

2.1.4. Oxygen vacancies in a high- $k$  layer

It is well known that  $\text{HfO}_2$  contains a much higher content of oxygen vacancies than  $\text{SiO}_2$ . This is because  $\text{HfO}_2$  is an ionic crystal, which makes the property of the oxygen vacancy in  $\text{HfO}_2$  different from that in  $\text{SiO}_2$ . The  $V_{fb}$  shift induced by oxygen vacancies in Hf-based high- $k$  gate stacks has been verified by Shiraishi *et al.*<sup>[29,30]</sup> If an oxygen vacancy is formed in  $\text{HfO}_2$  by removing an O atom from the crystal, two surplus electrons are generated. The electrons are transferred into the gate electrode and positive oxygen vacancies will be generated in the high- $k$  layer.<sup>[30]</sup> Related research was also done by Robertson *et al.* and it was found that the Fermi-level is just below the Si valence band, thus, band bending due to the vacancy concentration shifts  $V_{fb}$  to the negative direction.<sup>[17]</sup>

Song *et al.* have presented a possible mechanism for the  $V_{fb}$  roll-off phenomenon based on the progressive oxygen vacancy generation in the high- $k$  layer as the scaling down of the IL  $\text{SiO}_2$ .<sup>[10]</sup> When the metal gate with a high work function contacts the high- $k$  layer, oxygen is transferred to the metal gate from the high- $k$  layer, leaving  $V_o^+$  in the high- $k$  layer. In order to compensate the  $V_o^+$ , O from the bottom portion flows up to minimize  $V_o^+$  in the high- $k$  layer. When the thickness of the IL  $\text{SiO}_2$  becomes thinner, less O transports to compensate  $V_o^+$  and  $V_{fb}$  roll-off occurs, as shown in Fig. 5.<sup>[10]</sup> Choi *et al.* have observed the  $V_{fb}$  roll-off phenomenon in capacitors fabricated on terraced IL  $\text{SiO}_2$  with  $\text{Al}_2\text{O}_3$  dielectric films. It was found the the  $V_{fb}$  roll-off phenomenon is also influenced by the thickness of the IL  $\text{SiO}_2$ .<sup>[32,33]</sup>




Fig. 5. Mechanism of  $V_{fb}$  roll-off in metal gate/high- $k$ /IL- $\text{SiO}_2$ /Si MOS stacks.<sup>[10]</sup>

2.1.5. Oxygen vacancy in interlayer  $\text{SiO}_2$

Attention has been paid to the  $V_{fb}$  roll-off on the bottom IL  $\text{SiO}_2$ .<sup>[34]</sup> The  $V_{fb}$  roll-off phenomenon was proposed to be explained as a result of the enhanced positively charged oxygen vacancies in the IL  $\text{SiO}_2$  layer when the thickness was below a certain critical value.<sup>[35]</sup> Oxygen vacancies are formed in the IL  $\text{SiO}_2$  due to the interaction with the overlaying high- $k$  film.<sup>[36]</sup> They are significantly enhanced when O atoms are consumed in the highly strained transitional  $\text{SiO}_2$  region adjacent to the Si substrate.<sup>[37]</sup> Since the vacancy distribution through the thickness of  $\text{SiO}_2$  is O diffusion is limited, the enhancement in the generated vacancy can be observed only when the thickness of  $\text{SiO}_2$  becomes comparable with the characteristic O diffusion depth under the given processing conditions. Finally, the density gradient of the oxygen vacancies in  $\text{SiO}_2$  is affected by the processing temperature, the

SiO<sub>2</sub> thickness and the high-*k* film composition. Thus, the  $V_{fb}$  roll-off occurs with a sharp rise in the oxygen vacancy density on the same scale of the IL SiO<sub>2</sub>.<sup>[11]</sup>


## 2.2. Dipoles at the bottom interfacial layer

The oxygen related dipole formed at high temperature is a possible origin of the  $V_{fb}$  roll-off. Choi *et al.* have analyzed the possible causes for the  $V_{fb}$  roll-off. If the positive charge, such as oxygen vacancies, diffuses from the thin bottom IL SiO<sub>2</sub> into the high-*k* layer, it is difficult to explain the nonlinear EOT- $V_{fb}$  curves. If the positive charge is created at the Si/SiO<sub>2</sub> interface, the magnitude of the  $V_{fb}$  roll-off should be a function of the EOT of the entire dielectric stack, as shown in Eq. (1). It is not applicable in this case, since the amount of  $V_{fb}$  roll-off is independent of the thickness of the high-*k* layer. If the positive charge is in the bulk SiO<sub>2</sub>, when the IL SiO<sub>2</sub> becomes ultrathin, the positive bulk charge in the IL SiO<sub>2</sub> can be treated as a sheet charge. Consequently, the same problem is encountered for the SiO<sub>2</sub>/Si interfacial layer.<sup>[33]</sup> Interface dipoles have been suggested to be responsible for the  $V_{fb}$  shift, especially for the  $V_{fb}$  roll-off, and the influence of the dipole on  $V_{fb}$  does not depend on the EOT.<sup>[9]</sup>


### 2.2.1. Dipole at high-*k*/IL-SiO<sub>2</sub> interface

Recent studies show that the dipole at a high-*k*/SiO<sub>2</sub> interface may play an important role in the  $V_{fb}$  shift.<sup>[38–41]</sup> By using bilayer high-*k* dielectric structures whose top and bottom high-*k* layers were HfO<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> with different thicknesses, Iwamoto *et al.* found that when the top high-*k* layer thickness was varied and the bottom high-*k* layer was fixed, the  $V_{fb}$  shift was not observed. When the top high-*k* layer was fixed and the bottom high-*k* layer was varied, the  $V_{fb}$

shift was obvious, as shown in Fig. 6<sup>[40]</sup> and providing the evidences that the  $V_{fb}$  shift is closely linked to the high-*k*/SiO<sub>2</sub> interface.<sup>[40]</sup> Several proposals were provided to discuss the influencing factors between the high-*k* and the IL SiO<sub>2</sub> layers. A model to explain the physical origin of the dipole formed at the high-*k*/SiO<sub>2</sub> interface was proposed by Kita *et al.*<sup>[38]</sup> As a result of the areal density difference of the oxygen atoms at the high-*k*/SiO<sub>2</sub> interface, the oxygen movement from a




**Fig. 6.** (a) The  $V_{fb}$  of TaN-gate p-MOS capacitors with bilayer high-*k* dielectrics as a function of the thickness of the top high-*k* layer. (b) The  $V_{fb}$  as a function of the bottom high-*k* layer thickness. The  $V_{fb}$  shifts are evidently observed only when the bottom high-*k* layer thickness is varied.<sup>[40]</sup>



**Fig. 7.** Schematics to explain dipole formation at a high-*k*/SiO<sub>2</sub> interface based on the difference of the areal density of oxygen atoms ( $\sigma$ ) for the case that high-*k* oxides have a smaller  $\sigma$  than SiO<sub>2</sub>.<sup>[38]</sup>

higher-oxygen-density side to a lower-oxygen-density one determines the direction of the interface dipole. As shown in Fig. 7, when the interface is formed, the positions of the oxygen atoms are modified to relax the structure. The oxygen atom in SiO<sub>2</sub> moves toward the high-*k* side due to the density difference. The oxygen transfer creates the positively charged oxygen vacancy in the SiO<sub>2</sub> side and the negatively charged centre in the high-*k* side. Thus, the dipole at the high-*k*/IL-SiO<sub>2</sub> interface is formed, which induces the shift of  $V_{fb}$ .

In our previous work, we found that the dielectric contact induced gap states (DCIGS) at the high-*k*/SiO<sub>2</sub> interface could also be an important factor to induce the  $V_{fb}$  shift in metal/high-*k* MOS stacks.<sup>[41]</sup> In Fig. 8,  $\phi_0$  is the lowest energy level of the DCIGS,  $Q_{ss}$  is the DCIGS charge,  $Q_{sc}$  represents the space charge and  $E_F$  is the Fermi level of the high-*k* and SiO<sub>2</sub>. When the DCIGS on the SiO<sub>2</sub> side are assumed to play the dominant role in the energy band bending of the high-*k*/SiO<sub>2</sub> system, electrons will flow from the high-*k* layer to SiO<sub>2</sub>. A dipole will be formed as negative charge builds up on the SiO<sub>2</sub> side and an equal amount of positive charge builds up on the high-*k* side, as shown in Fig. 8(b). When the DCIGS on the high-*k* side are assumed to play the dominant role,




**Fig. 8.** Detailed energy band diagrams of high-*k*/SiO<sub>2</sub> systems based on the DCIGS model. (a) The DCIGS on the SiO<sub>2</sub> side is assumed to play the dominant role before contact, (b) band diagram at thermal equilibrium after contact. (c) The DCIGS on the high-*k* side is assumed to play the dominant role before contact, and (d) band diagram at thermal equilibrium after contact.<sup>[41]</sup>

the dipole will be in the opposite direction, as shown in Figs. 8(c) and 8(d).<sup>[41]</sup> In the pMOS, the density of the DCIGS on the high-*k* side is usually higher than that on the SiO<sub>2</sub> side, so the direction of the interfacial dipole points to the SiO<sub>2</sub> layer, which induces the negative shift of  $V_{fb}$ .

### 2.2.2. Dipole at the IL SiO<sub>2</sub>/Si interface


The crosssectional TEM images of the W/HfO<sub>2</sub> (6 nm)/SiO<sub>2</sub> stacks without and with the post Si-deposition annealing (PSA) at 1000 °C in N<sub>2</sub> for 100 s are shown in Fig. 9. It is obvious that the IL SiO<sub>2</sub> thickness increases after the PSA treatment. The  $V_{fb}$  roll-off behaviour in the thinner EOT region may be associated with the charge or the dipole in the bottom reaction layer induced by the re-oxidation at the IL-SiO<sub>2</sub>/Si interface.<sup>[42]</sup> Hence, the dipole at the IL-SiO<sub>2</sub>/Si interfacial layer may be responsible for the  $V_{fb}$  roll-off phenomenon.




**Fig. 9.** Crosssectional TEM images of W/HfO<sub>2</sub> (6 nm)/SiO<sub>2</sub> stacks (a) without and (b) with PSA treatment at 1000 °C in N<sub>2</sub> for 100 s.<sup>[42]</sup>

A model describing the role of the dipoles at the SiO<sub>2</sub>/Si interface on the  $V_{fb}$  sharp roll-off has been proposed.<sup>[43]</sup> An excess amount of dissociative O diffuses into the IL SiO<sub>2</sub> during the process, forming O=Si dipoles at the ultrathin IL-SiO<sub>2</sub>/Si interface<sup>[44]</sup> and consequently playing an important role in the  $V_{fb}$  sharp roll-off. When the thickness of the IL SiO<sub>2</sub> is larger than the O diffusion depth, there is not enough dissociative O to form the interfacial dipoles between

the IL SiO<sub>2</sub> and the Si substrate.<sup>[45,46]</sup> As the thickness of the IL SiO<sub>2</sub> diminishes to below the diffusion depth, Si=O dipoles form more easily and they impose a negative sheet charge on the SiO<sub>2</sub> side and a positive sheet charge on the Si substrate side, as illustrated in Fig. 10. The electric field induced by the dipoles is at the SiO<sub>2</sub>/Si interface and the extra voltage induced by the electric field shifts  $V_{fb}$  negatively, as shown in Fig. 11.<sup>[43]</sup>



**Fig. 10.** The O diffuses into the IL SiO<sub>2</sub> from the high- $k$  layer to form dipoles at the SiO<sub>2</sub>/Si interface. The interface is similar to that of a parallel-plate capacitor.<sup>[43]</sup>



**Fig. 11.** The  $V_{fb}$  shifts negatively by modulating the difference of potential  $\phi_D$  induced by dipoles at the SiO<sub>2</sub>/Si interface,  $\phi_m$  and  $\phi_s$  denote the work functions of the metal gate and Si, respectively.<sup>[43]</sup>

### 3. Methods to reduce $V_{fb}$ shift in pMOS

On account of the demand for energy conservation in modern electron devices, a small  $V_{th}$  is imperative for the MOS technology. Modulating the EWF of the metal gate and alleviating the  $V_{fb}$  roll-off phenomenon are effective for achieving a small  $V_{fb}$  shift,


consequently shrinking the pMOSFETs. In this section, we summarize the methods used for this purpose.

### 3.1. EWF modulation in pMOS

Despite the advantages of direct metal gates, it is difficult to attain a proper metal couple having dual work functions in MOS devices, especially metal gates with a high enough EWF for the pMOS.<sup>[15]</sup> It has recently been found that inserting an Al-based capping layer or using Al doping alloy metal gate stacks can effectively modulate the EWF towards the p-type band edge on high- $k$  dielectrics. The underlying mechanism of the EWF modulation in the pMOS by the incorporation of Al is discussed in this section.

#### 3.1.1. Al-based capping layer

Introducing AlO<sub>x</sub> or AlN capping layers to the high- $k$  dielectrics has been proposed as an effective method to modulate the EWF towards the p-type band edge. The EWF ( $\sim 5.1$  eV) has been achieved on Hf-based high- $k$  materials using an AlN<sub>x</sub> interfacial layer and TiSiN electrodes in the pMOS by Alshareef *et al.*<sup>[47]</sup> As shown in Fig. 12, the gate stack with an AlN<sub>x</sub> capping layer between the TiSiN gate and the Hf-based high- $k$  layer can elevate the EWF by more than 260 meV and effectively reduces the magnitude of the  $V_{fb}$  shift to the negative direction.<sup>[47]</sup>




**Fig. 12.** Effect of an AlN<sub>x</sub> interfacial layer on the TiSiN electrode work function. The  $V_{fb}$ - $T_{EOF}$  plots are shown for TiSiN/HfSiO<sub>x</sub> and TiSiN/AlN<sub>x</sub>/HfSiO<sub>x</sub> gate stacks.<sup>[47]</sup>

#### 3.1.2. Al-doped alloy gate stack


Although inserting an Al-based capping layer can reduce the magnitude of the  $V_{fb}$  shift, it will increase the EOT because of the relatively low  $k$  value. To take advantage of the EWF without the EOT increment, attention has focused on incorporating Al into

the gate electrode or the high- $k$  layer.<sup>[48]</sup> As shown in Fig. 13, compared to TaN and MoN gates, the EWF is elevated by more than 220 meV and a positive  $V_{fb}$  shift of  $\sim 200$  mV is observed in the pMOS with Al-doped gate stacks.<sup>[48]</sup>



**Fig. 13.** The  $V_{fb}$ - $T_{EOT}$  plots and the EWF values for terraced oxide capacitors using electrodes with and without Al doping.<sup>[48]</sup>

The Al doping of the high- $k$  layer can also significantly shift the band alignment between the metal gate and the high- $k$  dielectric layer, consequently alleviating the  $V_{fb}$  shift in the pMOS. Experimental results have shown that with increasing Al contents, the valence band alignment can be achieved by the difference in the valence band maximum between  $(\text{HfO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}$  and the H-terminated Si, as shown in Fig. 14.<sup>[49]</sup> Sharia *et al.* showed that the oxygen vacancies are stabilized in the vicinity of the



**Fig. 14.** X-ray photoelectron spectra of the valence band taken from various  $(\text{HfO}_2)_x(\text{Al}_2\text{O}_3)_{1-x}$  samples and H-terminated bulk Si. The dashed arrow indicates the gradual change of the valence band state density of the Hf aluminate.<sup>[49]</sup>


substitutional Al in the IL  $\text{SiO}_2$  when Al diffuses down from the high- $k$  layer. The Al interstitial atoms pair up and form a stable Al-vacancy dipole in the vicinity of the  $\text{HfO}_2/\text{SiO}_2$  interface, which plays an important role in the elevation of the EWF in the pMOS.<sup>[50]</sup>

### 3.1.3. EWF modulation mechanism by Al incorporation

The EWF increment is attributed to the formation of the dipole at the high- $k$ /SiO<sub>2</sub> interface as a result of the incorporation of Al ions.<sup>[47,48]</sup> The interfaced dipole and its role in the modulation of the EWF have been quantitatively evaluated by using electrochemical potential equalization and electrostatic potential methods, respectively.<sup>[51]</sup> The results show that the interface dipole causes an electrostatic potential difference across the metal/high- $k$  interface, which significantly shifts the band alignment between the metal and the high- $k$  layer, consequently modulating the EWF (Fig. 15). The modulation of the EWF (denoted as  $\Delta_{\text{EWF}}$ ) can be calculated by

$$\Delta_{\text{EWF}} = e^2 N_{\text{B}} d_{\text{HS}} (\chi_{\text{S}} - \phi_{\text{H}} + E_{\text{g}}/2) / 4k\epsilon_0 E_{\text{g}}, \quad (5)$$

where  $d_{\text{HS}}$  is the thickness of the high- $k$ /SiO<sub>2</sub> interfacial layer,  $E_{\text{g}}$  is the band gap of the Si substrate and  $\chi_{\text{S}}$  is the electron affinity of Si. The results calculated using Eq. (5) are compared to the experimental data from various metal gate electrode systems with a 1 nm Al-based capping layer, as shown in Table 1. Good agreement between the calculated results and the experimental data is obtained, suggesting that the dipole at the high- $k$ /SiO<sub>2</sub> interfacial layer plays an important role in the modulation of the EWF.<sup>[51]</sup>



**Fig. 15.** Schematic of the metal-oxide-semiconductor band alignment modulated by the dipole related with Al at the high- $k$ /SiO<sub>2</sub> interface.<sup>[51]</sup> The  $\chi$  is the electron affinity.


**Table 1.** Modulation of EWF calculated using Eq. (5) ( $\Delta_{\text{EWF},c}$ ) in comparison with that from experimental data ( $\Delta_{\text{EWF},e}$ ).<sup>[51]</sup>

Metal	Capping layer (1 nm)	High- $k$ dielectric	$k$		$\Delta_{\text{EWF},e}$ /meV		$\Delta_{\text{EWF},c}$ /meV
			Expt.		Expt.		Calc.
TiSiN	AlN <sub>x</sub>	HfSiO <sub>x</sub>	11		260		260
TiSiN	AlO <sub>x</sub>	HfSiO <sub>x</sub>	11		240		260
TiN	AlO <sub>x</sub>	HfSiO <sub>x</sub>	11		280		260
TiSiN	Al <sub>2</sub> O <sub>3</sub>	HfAlO <sub>x</sub>	10		300		287
TaCN	Al <sub>2</sub> O <sub>3</sub>	HfAlO <sub>x</sub>	10		300		287
TiN	Al <sub>2</sub> O <sub>3</sub>	HfAlO <sub>x</sub>	10		300		287


### 3.2. Methods to alleviate $V_{\text{fb}}$ roll-off

The  $V_{\text{fb}}$  roll-off phenomenon is experimentally demonstrated to be closely related to oxygen diffusion, high temperature processing and positively charged defects in the pMOS. Many methods have been proposed to alleviate  $V_{\text{fb}}$  roll-off.

An effective method is to introduce a remote reactive sink layer to the metal-gate/high- $k$ /beveled-SiO<sub>2</sub>/Si MOS stack. For example, a 5 nm Ta remote reactive sink layer on the W/HfO<sub>2</sub> (3 nm)/beveled-SiO<sub>2</sub>/Si MOS stacks reported by Akiyama *et al.* is shown in Fig. 16. The  $V_{\text{fb}}$  roll-off is not observed when the thickness of W is kept at  $\sim 10$  nm. This may be because Ta can easily absorb O from the gate stack and thus reduces the oxygen related defects and dipoles, consequently alleviating the  $V_{\text{fb}}$  roll-off.<sup>[34]</sup> The second method is to insert a top SiO<sub>2</sub> layer between the metal gate and the high- $k$  dielectrics.<sup>[52]</sup> No  $V_{\text{fb}}$  roll-off is observed with 1 nm or 2 nm thick top SiO<sub>2</sub>, however the  $V_{\text{fb}}$  roll-off is enhanced when the top-SiO<sub>2</sub> thickness is increased from 3 nm to 5 nm, as shown in Fig. 17.<sup>[52]</sup> The relative mechanism is as follows. As an opposite dipole layer, the thickness of the top layer SiO<sub>2</sub> is smaller than the oxygen diffusion depth.<sup>[43]</sup> The third method is to incorporate elements that can suppress the defects in the oxide layer. It has been reported that F<sup>+</sup> doping in the IL SiO<sub>2</sub> can reduce the magnitude of the  $V_{\text{fb}}$  roll-off by more than 200 mV through the passivation of the positively charged defects and the additional negative charge associated with the F atoms (Fig. 18).<sup>[11,13,14]</sup> Low temperature (< 500 °C) oxygen incorporation is another effective method to alleviate  $V_{\text{fb}}$  roll-off. It was proposed that oxygen vacancies in the high- $k$  layer and in the IL SiO<sub>2</sub> can be reduced by the suppression of the reaction at the IL-SiO<sub>2</sub>/Si interfacial layer at a low processing temperature.<sup>[10,53]</sup>



**Fig. 16.** Suppression of  $V_{\text{fb}}$  roll-off behaviour in a W/HfO<sub>2</sub>(3 nm)/beveled-SiO<sub>2</sub> stack using Ta films on W. The  $V_{\text{fb}}$  roll-off behaviour disappears with decreasing W thickness.<sup>[34]</sup>



**Fig. 17.** The  $V_{\text{fb}}-T_{\text{EOT}}$  relationship in 3 nm HfO<sub>2</sub>/beveled IL-SiO<sub>2</sub>/Si MOS with various top-SiO<sub>2</sub> layers between W and HfO<sub>2</sub>: (a) 1 nm-thick and 2 nm-thick top-SiO<sub>2</sub>, and (b) 3 nm-thick to 5 nm-thick top-SiO<sub>2</sub>.<sup>[52]</sup>




Fig. 18. The  $V_{fb}$  roll-off phenomenon is suppressed by F incorporation into the IL  $\text{SiO}_2$  layer.<sup>[14]</sup>

## 4. Conclusion

In this paper, recent progress in the study of  $V_{fb}$  shift and roll-off in the pMOS is reviewed. The underlying mechanism dictating the  $V_{fb}$  shift in the pMOS and the  $V_{fb}$  roll-off phenomenon are discussed. Moreover, methods to modulate the EWF of the metal gate and to alleviate the  $V_{fb}$  roll-off phenomenon are described.

In order to further improve the performance of the pMOS in sub-45 nm devices, it is necessary to explore substitute gate materials with high EWF and substrates with high mobility.<sup>[54,55]</sup> Recent preparation of FETs based on graphene (GFET) with high conductivity and other C-based material<sup>[56]</sup> have suggested an alternative technology for sub-10 nm MOSFETs. However, there are still tremendous challenges ahead concerning the design of novel MOSFET structures suitable for the next generation of nano-electronic devices.

## References

- [1] Han D D, Kang J F, Lin C H and Han R Q 2003 *Chin. Phys.* **12** 325
- [2] Houssa M, Pantisano L, Ragnarsson L, Degraeve R, Schram T, Pourtois G, de Gendt S, Groeseneken G and Heyns M M 2006 *Mater. Sci. Eng. R* **51** 37
- [3] Ragnarsson L A, Guha S, Copel M, Cartier E, Bojarczuk N A and Karasinski J 2001 *Appl. Phys. Lett.* **78** 4169
- [4] Zafar S, Callegari A, Gusev E and Fischetti M V 2003 *J. Appl. Phys.* **93** 9298
- [5] Houssa M, Afanas'ev V V, Stesmans A and Heyns M M 2000 *Appl. Phys. Lett.* **77** 1885
- [6] Lee B H, Oh J, Tseng H H, Jammy R and Huff H 2006 *Mater. Today* **9** 32
- [7] Park D G, Cho H J, Yeo I S, Roh J S and Hwang J M 2000 *Appl. Phys. Lett.* **77** 2207
- [8] Hobbs C C, Fonseca L R C, Knizhnik A, Dhandapani V, Samavedam S B, Taylor W J, Grant J M, Dip L G, Triyoso D H, Hegde R I, Gilmer D C, Garcia R, Roan D, Lovejoy

- M L, Rai R S, Hebert E A, Hsing-Huang T, Anderson S G H, White B E and Tobin P J 2004 *IEEE Trans. Electron Dev.* **51** 978
- [9] Miyata N, Yasuda T and Abe Y 2010 *Appl. Phys. Expr.* **3** 054101
- [10] Song S C, Park C S, Price J, Burham C, Choi R, Wen H C, Choi K, Tseng H H, Lee B H and Jammy R 2007 *IEEE International Electron Devices Meeting*, December 10–12, 2007 Washington D.C., USA, p. 337
- [11] Bersuker G, Park C S, Wen H C, Choi K, Sharia O and Demkov A 2008 *IEEE 35<sup>th</sup> Europe Solid-State Device Research Conference*, September 15–19, 2008 Edinburgh, UK, p. 134
- [12] Kakushima K, Okamoto K, Adachi M, Tachi K, Ahmet P, Tsutsui K, Sugii N, Hattori T and Iwai H 2008 *Solid-State Electron.* **52** 1280
- [13] Huang A P, Xiao Z S, Liu X Y, Wang L and Chu P K 2008 *Appl. Phys. Lett.* **93** 122907
- [14] Choi K, Lee T, Barnett J, Harris H R, Kweon S, Young C, Bersuker G, Choi R, Song S C, Lee B H and Jammy R 2007 *IEEE International 45<sup>th</sup> Annual Reliability Physical Symposium Proceeding*, April 15–19, 2007 Phoenix, USA, p. 374
- [15] Yeo Y C, King T J and Hu C 2002 *J. Appl. Phys.* **92** 7266
- [16] Miyamura M, Masuzaki K, Watanabe H, Ikarashi N and Tatsumi T 2004 *Jpn. J. Appl. Phys. Part 1* **43** 7843
- [17] Robertson J 2006 *Rep. Prog. Phys.* **69** 327
- [18] Yang Z C, Huang A P, Zheng X H, Xiao Z S, Liu X Y, Zhang X W, Chu P K and Wang W W 2010 *IEEE Electron Dev. Lett.* **31** 1101
- [19] Monch W 1987 *Phys. Rev. Lett.* **58** 1260
- [20] Wen H C, Majhi P, Choi K, Park C S, Alshareef H N, Harris H R, Luan H, Niimi H, Park H B, Bersuker G, Lysaght P S, Kwong D L, Song S C, Lee B H and Jammy R 2008 *Microelectron. Eng.* **85** 2
- [21] Wen H C, Rino C, Brown G A, BosckeBoscke T, Matthews K, Harris H R, Kisik C, Alshareef H N, Hongfa L, Bersuker G, Majhi P, Kwong D L and Lee B H 2006 *IEEE Electron Dev. Lett.* **27** 598
- [22] Li Z, Schram T, Stesmans A, Franquet A, Witters T, Pantisano L, Yamada N, Tsunoda T, Hooker J, de Gendt S and de Meyer K 2008 *Appl. Phys. Lett.* **93** 083511
- [23] Koyama M, Kamimuta Y, Ino T, Nishiyama A, Kaneko A, Inumiya S, Eguchi K and Takayanagi M 2004 *IEEE International Electron Device Meeting*, December 13–15, 2004 San Francisco, USA, p. 499
- [24] Wittmer M and Freeouf J L 1992 *Phys. Rev. Lett.* **69** 2701
- [25] Sim J H, Wen H C, Lu J P and Kwong D L 2003 *IEEE Electron Dev. Lett.* **24** 631
- [26] Afanas'ev V V, Houssa M, Stesmans A and Heyns M M 2002 *J. Appl. Phys.* **91** 3079
- [27] Fet A, Haublein V, Bauer A J, Ryssel H and Frey L 2010 *J. Appl. Phys.* **107** 124514
- [28] Schaeffer J K, Fonseca L R C, Samavedam S B, Liang Y, Tobin P J and White B E 2004 *Appl. Phys. Lett.* **85** 1826
- [29] Shiraishi K, Yamada K, Torii K, Akasaka Y, Nakajima K, Konno M, Chikyow T, Kitajima H, Arikado T and Nara Y 2006 *Thin Solid Films* **508** 305
- [30] Shiraishi K, Yamada K, Torii K, Akasaka Y, Nakajima K, Konno M, Chikyow T, Kitajima H and Arikado T 2004 *Jpn. J. Appl. Phys. Part 2* **43** L1413

- [31] Wang W, Akiyama K, Mizubayashi W, Nabatame T, Ota H and Toriumi A 2009 *J. Appl. Phys.* **105** 064108
- [32] Choi C and Lee J C 2010 *J. Appl. Phys.* **108** 064107
- [33] Choi K, Wen H C, Bersuker G, Harris R and Lee B H 2008 *Appl. Phys. Lett.* **93** 133506
- [34] Akiyama K, Wang W, Mizubayashi W, Ikeda M, Ota H, Nabatame T and Toriumi A 2007 *IEEE Symposium VLSI Technology*, June 12–14, 2007 Kyoto, Japan, p. 72
- [35] Bersuker G, Chang Seo P, Huang-Chun W, Choi K, Price J, Lysaght P, Hsing-Huang T, Sharia O, Demkov A, Ryan J T and Lenahan P 2010 *IEEE Trans. Electron Dev.* **57** 2047
- [36] Bersuker G, Park C S, Barnett J, Lysaght P S, Kirsch P D, Young C D, Choi R, Lee B H, Foran B, Benthem K van, Pennycook S J, Lenahan P M and Ryan J T 2006 *J. Appl. Phys.* **100** 094108
- [37] Harada Y, Eriguchi K, Niwa M, Watanabe T and Ohdomari I 2000 *Jpn. J. Appl. Phys.* **39** 4687
- [38] Kita K and Toriumi A 2009 *Appl. Phys. Lett.* **94** 132902
- [39] Kirsch P D, Sivasubramani P, Huang J, Young C D, Quevedo-Lopez M A, Wen H C, Alshareef H, Choi K, Park C S, Freeman K, Hussain M M, Bersuker G, Harris H R, Majhi P, Choi R, Lysaght P, Lee B H, Tseng H H, Jammy R, Boscke T S, Lichtenwalner D J, Jur J S and Kingon A I 2008 *Appl. Phys. Lett.* **92** 092901
- [40] Iwamoto K, Ogawa A, Kamimuta Y, Watanabe Y, Mizubayashi W, Migita S, Morita Y, Takahashi M, Ito H, Ota H, Nabatame T and Toriumi A 2007 *IEEE Symposium VLSI Technology*, June 12–14, 2007 Kokyo, Japan, p. 70
- [41] Wang X L, Han K, Wang W W, Chen S J, Ma X L, Chen D P, Zhang J, Du J, Xiong Y H and Huang A P 2010 *Appl. Phys. Lett.* **96** 152907
- [42] Nabatame T, Iwamoto K, Akiyama K, Nunoshige Y, Ota H, Ohishi T and Toriumi A 2007 *ECS Trans.* **11** 543
- [43] Zheng X H, Huang A P, Xiao Z S, Yang Z C, Wang M, Zhang X W, Wang W W and Chu P K 2010 *Appl. Phys. Lett.* **97** 132908
- [44] Kageshima H and Shiraishi K 1998 *Surf. Sci.* **407** 133
- [45] Ferrari S and Fanciulli M 2006 *J. Phys. Chem. B* **110** 14905
- [46] Ferrari S and Scarel G 2004 *J. Appl. Phys.* **96** 144
- [47] Alshareef H N, Luan H F, Choi K, Harris H R, Wen H C, Quevedo-Lopez M A, Majhi P and Lee B H 2006 *Appl. Phys. Lett.* **88** 112114
- [48] Tseng H-H, Kirsch P, Park C S, Bersuker G, Majhi P, Hussain M and Jammy R 2009 *Microelectron. Eng.* **86** 1722
- [49] Yu H Y, Li M F and Kwong D L 2004 *Thin Solid Films* **462–463** 110
- [50] Sharia O, Demkov A A, Bersuker G and Lee B H 2008 *Phys. Rev. B* **77** 085326
- [51] Yang Z C, Huang A P, Yan L, Xiao Z S, Zhang X W, Chu P K and Wang W W 2009 *Appl. Phys. Lett.* **94** 252905
- [52] Akiyama K, Wang W, Mizubayashi W, Ikeda M, Ota H, Nabatame T and Toriumi A 2008 *IEEE Symposium on VLSI Technology*, June 17–19, 2008 Honolulu, USA, p. 80
- [53] Zheng X H, Huang A P, Yang Z C, Xiao Z S, Wang M and Cheng G A 2011 *Acta Phys. Sin.* **60** 017702 (in Chinese)
- [54] Du G, Liu X Y, Xia Z L, Yang J F and Han R Q 2010 *Chin. Phys. B* **19** 057304
- [55] Hu A B and Xu Q X 2010 *Chin. Phys. B* **19** 057302
- [56] Zhou J L and Niu Q L 2010 *Chin. Phys. B* **19** 077305