

## Fabrication of silicon-on-SiO<sub>2</sub>/diamondlike-carbon dual insulator using ion cutting and mitigation of self-heating effects

Zengfeng Di,<sup>a)</sup> Paul K. Chu,<sup>b)</sup> Ming Zhu,<sup>a)</sup> Ricky K. Y. Fu, and Suhua Luo<sup>a)</sup>

*Department of Physics Materials Science City University of Hong Kong, Tat Chee Avenue, Kowloon, Hong Kong, China*

Lin Shao and M. Nastasi

*Materials Science and Technology Division, Los Alamos National Laboratory, Los Alamos, New Mexico 87545*

Peng Chen

*Department of Electrical and Computer Engineering, University of California at San Diego, San Diego, California 92093*

T. L. Alford and J. W. Mayer

*Department of Chemical and Materials Engineering, Arizona State University, Tempe, Arizona 85287-6006*

Miao Zhang, Weili Liu, Zhitang Song, and Chenglu Lin

*The Research Center of Semiconductor Functional Film Engineering Technology and State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology (SIMIT), Chinese Academy of Sciences (CAS), Shanghai 200050, China*

(Received 5 December 2005; accepted 22 February 2006; published online 5 April 2006)

A diamondlike-carbon (DLC) layer was used to substitute for the buried SiO<sub>2</sub> layer in silicon on insulator (SOI) to mitigate the self-heating effects in our previous study. However, we discovered drawbacks associated with the inferior Si/DLC interface, inadequate thermal stability as well as carbon-silicon interdiffusion at the Si/DLC interface that could hamper future application of this silicon-on-diamond structure to microelectronic devices. In this work, we introduced a silicon dioxide barrier layer between the Si film and DLC buried layer to form a silicon-on-SiO<sub>2</sub>/DLC dual-insulator structure to tackle these problems. Cross-sectional high-resolution transmission electron microscopy reveals that the Si/insulator interface is atomically flat and the top Si layer has nearly perfect crystalline quality. The SiO<sub>2</sub>/DLC dual-insulator layer retains excellent insulating properties at typical complementary metal oxide silicon processing temperatures. Numerical simulation reveals that the negative differential resistance and channel temperature are significantly reduced compared with those of the same metal oxide semiconductor field effect transistors fabricated in conventional SiO<sub>2</sub>-based SOI, suggesting that the silicon-on-dual-insulator structure can alleviate the self-heating penalty effectively. © 2006 American Institute of Physics.

[DOI: [10.1063/1.2192981](https://doi.org/10.1063/1.2192981)]

Current integrated circuit (IC) designs are quickly approaching their physical limits<sup>1</sup> and the silicon-on-insulator (SOI) technology can provide some of the solutions in the sub-100-nm technology node.<sup>2,3</sup> However, a wider application of SOI in high-power ICs is hampered by the self-heating effect caused by the poor thermal conductivity of the SiO<sub>2</sub> buried layer.<sup>4</sup> Thus, exploration of alternative buried insulators with better thermal conductivity to more effectively remove the heat during device operation is needed.<sup>5</sup>

Diamond is a potential replacement for SiO<sub>2</sub> in SOI because of its inherent insulating properties (above 10<sup>13</sup> Ω cm) coupled with the best thermal conductivity (~20 W cm<sup>-1</sup> K<sup>-1</sup>) found in nature.<sup>6</sup> The ion-cutting technique that involves hydrogen-induced layer cleavage and wafer bonding has become one of the popular SOI fabrication

techniques and can be applied to the synthesis of silicon on diamond (SOD). However, prior studies<sup>7,8</sup> have revealed that the large surface roughness of the polycrystalline diamond film prohibits direct bonding to silicon wafers without extensive polishing and surface treatment. Diamondlike carbon (DLC) having an amorphous structure has been proposed to be a low-cost substitute for diamond. In our previous study,<sup>9</sup> we replaced the buried silicon dioxide layer with DLC to produce the SOD structure. However, despite the fabrication success, we noticed several intrinsic problems. First of all, the quality of the Si-DLC interface is worse than that of the Si-SiO<sub>2</sub> interface, though the surface of the DLC film synthesized by plasma immersion ion implantation and deposition (PIII&D) is very smooth and uniform, enabling successful wafer bonding. This may affect device performance as it is well known that the silicon-insulator interface impacts the surface channel mobility due to Coulomb scattering as well as interface roughness scattering.<sup>10</sup> Secondly, the thermal stability of the SOD structure needs to be further improved. Thirdly, the diffusion coefficient of C in Si is large,<sup>11,12</sup> and so it is difficult to suppress carbon-silicon interdiffusion at the Si/DLC interface, particularly at the high temperatures

<sup>a)</sup>Also with: The Research Center of Semiconductor Functional Film Engineering Technology and State Key Laboratory of Functional Materials for Informatics, Shanghai Institute of Microsystem and Information Technology (SIMIT), Chinese Academy of Sciences (CAS), Shanghai 200050, China.

<sup>b)</sup>Author to whom correspondence should be addressed; electronic mail: paul.chu@cityu.edu.hk




FIG. 1. (a) TEM micrograph of the SiO<sub>2</sub>/DLC SODI structure. (b) High-resolution TEM micrograph of the interfacial region between the top Si layer and buried insulator structure showing a sharp Si/SiO<sub>2</sub> interface and defect-free crystalline Si layer.

used in conventional complementary metal oxide semiconductor (CMOS) processes. Here, we propose a solution by insertion of a silicon dioxide barrier layer between the top Si film and DLC buried layer to form a silicon-on-dual-insulator (SODI) structure to smooth the interface, enhance the thermal stability, and mitigate C diffusion while retaining the advantages offered by DLC with respect to the self-heating effect.

A 200 nm thick amorphous DLC film was deposited on a 100 mm *p*-type Si (100) wafer using PIII&D.<sup>13–15</sup> An acetylene (20 SCCM)—argon (5 SCCM) mixture was introduced into the vacuum chamber of a multipurpose PIII instrument (SCCM denotes cubic centimeter per minute at STP).<sup>16</sup> Addition of argon enhanced the plasma discharge. Film deposition was carried out at a working pressure of  $8 \times 10^{-4}$  Torr using 13.56 MHz, 500 W radio frequency (rf). The applied voltage, repetition rate, and pulse width were  $-20$  kV, 40 Hz, and 400  $\mu$ s, respectively. The deposition time was 180 min. This DLC-coated wafer became the acceptor wafer in the subsequent bonding experiment. A Si donor wafer with




FIG. 3. Simulated output characteristics of conventional SiO<sub>2</sub>-based SOI and SODI devices.




FIG. 2. Influence of the annealing temperature on the breakdown electric fields of the SODI structure.

a 160 nm thick thermal oxide was implanted with  $6 \times 10^{16}$  cm<sup>-2</sup> hydrogen ions at 140 keV with a 7° tilt at room temperature. Afterwards, both the acceptor and donor wafers were cleaned with H<sub>2</sub>SO<sub>4</sub>:H<sub>2</sub>O<sub>2</sub> (10:1) at 120 °C for 10 min, followed by rinsing in de-ionized (DI) water and spin drying. The surfaces were then activated in 400 W oxygen plasma (oxygen pressure of 1.3 Torr) at 100 °C for 60 s. After dipping in a modified RCA-1 solution (NH<sub>4</sub>OH:H<sub>2</sub>O<sub>2</sub>:H<sub>2</sub>O=1:6:30) at 70–75 °C for 60 s followed by DI water rinsing and spin drying, the DLC-coated acceptor wafer was bonded to the hydrogen-implanted SiO<sub>2</sub>-coated donor wafer at room temperature. The bonded pair was heated to 120 °C for 2 h in air and then to 200 °C for 10 h to strengthen the bonding. Afterwards, the bonded pair was annealed at 300 °C for 2 h under nitrogen and finally heated to 450 °C for 10–15 min. During this final stage, H-induced microcracks were formed in the H-implanted SiO<sub>2</sub>-coated donor wafer, eventually leading to layer cleavage and transfer of the SiO<sub>2</sub>/Si layer onto the DLC-coated acceptor wafer, thereby producing a SODI structure.

Cross-sectional transmission electron microscopy (TEM) was performed and Fig. 1(a) shows direct evidence of the successful fabrication of the SODI structure. The thickness of the top Si layer is about 1070 nm, and the buried insulator includes 160 nm of SiO<sub>2</sub> and 200 nm of DLC, giving a total thickness which is quite common for commercial SOI wafers. In the high-resolution image of the Si/insulator interface depicted in Fig. 1(b), the Si layer retains high crystalline quality and no discernable defects can be observed.

It is well known that a high annealing temperature accelerates graphitization of DLC, increasing its electrical conductivity, although our previous work shows that buried DLC exhibits better thermal stability than exposed DLC.<sup>17</sup> A resistive buried layer is imperative to the optimal operation of SOI devices and so we measured the breakdown electric fields of our SODI sample at various temperatures to determine the thermal stability. As shown in Fig. 2, even at an annealing temperature as high as 1000 °C, the breakdown field of  $4.6 \pm 0.1$  MV/cm remains more or less unchanged. This is a substantial improvement over our previous SODI structure which shows significant degradation at 1000 °C.<sup>9</sup> The enhanced property is believed to be due to two reasons. First of all, the SiO<sub>2</sub> layer has high thermal stability. Secondly, the SiO<sub>2</sub> layer impedes hydrogen outdiffusion from

the underlying DLC layer. Hydrogen outdiffusion was observed in our previous experiments<sup>17</sup> to be the primary reason for early graphitization. It is also noted that the insulating property of this SiO<sub>2</sub>/DLC dual layer is better than that of a typical buried oxide produced by separation by implantation of oxygen (SIMOX).<sup>18</sup>

In order to investigate the benefits offered by the DLC layer with regard to the mitigation of the self-heating effects, we performed numerical simulation to compare the electrical characteristics and temperature distribution between metal oxide semiconductor field effect transistors (MOSFETs) fabricated in conventional SOI and SODI. The analysis was carried out using a two-dimensional device simulator MEDICI.<sup>19,20</sup> The substrate has a *p*-type doping concentration of 10<sup>18</sup> cm<sup>-3</sup> and *n*-type source and drain doping of 10<sup>20</sup> cm<sup>-3</sup>. The channel length is 0.2 μm, and the thicknesses of the gate oxide, top silicon, and buried SiO<sub>2</sub>/DLC are 5, 1070, and 160/200 nm, respectively. The thermal conductivities of Si, DLC, and SiO<sub>2</sub> used in our simulation are 145, 2000, and 1.4 W/m K, respectively.<sup>9</sup> All the geometrical parameters of the MOS device in conventional SiO<sub>2</sub>-based SOI are identical with the exception of the buried insulator which consists of 360 nm thick pure SiO<sub>2</sub>. The output characteristics derived from the devices (SOI and SODI MOSFETs) with and without the self-heating effect are compared in Fig. 3. The output characteristics of the MOSFET show the drain current *I<sub>D</sub>* versus the drain-source voltage *V<sub>DS</sub>*, with the gate-source voltage *V<sub>GS</sub>* as the parameter. The gate bias is held at 5 V, which is a common value used in high-power MOS devices in SOI. The drain bias is ramped up from 0 to 5 V. This operating region tests the high-current operation and whether the self-heating effect occurs in regular usage. In the SOI device, neglecting the effect of self-heating overestimates the current by about 31% at *V<sub>GS</sub>*=5 V and *V<sub>DS</sub>*=5 V. However, this value is reduced to 6.3% in the SODI device, indicating that the SOI device shows strong negative differential resistance (NDR) compared with the SODI device when the self-heating effect is considered. It is well known that NDR stems from mobility reduction caused by the elevated lattice temperature.<sup>21</sup> By examination of the self-heating effect (based on NDR shown in the *I<sub>DS</sub>*-*V<sub>DS</sub>* curves), it can be concluded that the relatively low thermal conductivity of the buried SiO<sub>2</sub> layer in the conventional SOI device leads to insufficient heat dissipation resulting in mobility degradation and obvious NDR. On the other hand, the thinner SiO<sub>2</sub> layer (160 nm) together with the underlying DLC layer in the SODI mitigates this effect. Consequently, only a slight self-heating effect is found in the SODI device under the same operating conditions. Figure 4 shows the three-dimensional (3D) temperature distributions of the two devices under the same operating conditions, and the results are consistent with the output characteristics. The *x* and *y* axes represent the horizontal and vertical dimensions of the device, respectively. In the SOI device, even though the substrate temperature remains at 300 K (room temperature), the channel temperature rises to 510 K during operation due to the self-heating effect. In contrast, the channel temperature in the SODI device only rises to 360 K which is only slightly higher than the substrate temperature. Our results thus show that SODI which encompasses the advantages of both SiO<sub>2</sub> (bonding ease, interface abruptness, and so on) and DLC




FIG. 4. (Color online) Simulated 3D temperature distributions of devices in (a) SiO<sub>2</sub>-based SOI and (b) SODI.

(high heat conductance) is a possible replacement for conventional SiO<sub>2</sub>-based SOI.

This work was jointly supported by the City University of Hong Kong Strategic Research Grant (SRG) (No. 7001820), Shanghai Rising-Star Program (No. 04QMX1463), Special Funds for Major State Basic Research Projects (No. G2000036506), and National Natural Science Foundation of China (under Grant Nos. 90101012 and 60476006). The authors also acknowledge support from the National Science Foundation (DMR-0308127, V. Hess). The Los Alamos portion of this work was supported by the Department of Energy, Office of Basic Energy Science. The authors also thank S.S. Lau of UCSD for his invaluable advice.

<sup>1</sup>G. E. Moore, *Electronics* **38**, 114 (1965).

<sup>2</sup>J. P. Collinge, *Mater. Res. Bull.* **33**, 16 (1998).

<sup>3</sup>G. G. Shahidi, *IBM J. Res. Dev.* **46**, 121 (2002).

<sup>4</sup>W. Redman-Whire, M. S. L. Lee, B. M. Tenbroek, M. J. Uren, and R. J. T. Bunyan, *Electron. Lett.* **29**, 1180 (1993).

<sup>5</sup>N. K. Annamalai, J. Sawyer, P. Karulkar, W. P. Maszara, and M. Landstrass, *IEEE Trans. Nucl. Sci.* **40**, 1780 (1993).

<sup>6</sup>J. L. Davidson, in *Synthetic Diamond: Emerging CVD Science and Technology*, edited by K. E. Spear and J. P. Dismukes (Wiley-Interscience, New York, 1994), p. 356.

<sup>7</sup>G. N. Yushin, S. D. Wolter, A. V. Kvit, R. Collazo, B. R. Stoner, J. T. Prater, and *Appl. Phys. Lett.* **81**, 3275 (2002).

<sup>8</sup>S. D. Wolter, G. N. Yushin, F. Okuzumi, B. R. Stoner, J. T. Prater, and Z. Sitar, *Diamond Relat. Mater.* **11**, 482 (2002).

<sup>9</sup>M. Zhu, P. K. Chu, X. J. Shi, M. Wong, W. L. Liu, and C. L. Lin, *Appl. Phys. Lett.* **85**, 2532 (2004).

<sup>10</sup>J. Koga, S. Takagi, and A. Toriumi, *IEEE Trans. Electron Devices* **49**, 1042 (2002).

<sup>11</sup>S. M. Sze, *Semiconductor Devices Physics and Technology* (Wiley, Singapore, 1985), p. 384.

<sup>12</sup>*CRC Handbook of Physical Quantities*, edited by Igor S. Grigoriev and Evgenii Z. Meilikhov (CRC, Boca Raton, FL, 2000), p. 486.

<sup>13</sup>P. K. Chu, S. Qin, C. Chan, N. W. Cheung, and L. A. Larson, *Mater. Sci. Eng., R.* **17**, 207 (1996).

<sup>14</sup>P. K. Chu, *Plasma Phys. Controlled Fusion* **45**, 555 (2003).

<sup>15</sup>P. K. Chu, *J. Vac. Sci. Technol. B* **22**, 289 (2004).

<sup>16</sup>P. K. Chu, B. Y. Tang, Y. C. Cheng, and P. K. Ko, *Rev. Sci. Instrum.* **68**, 1866 (1997).

<sup>17</sup>Z. F. Di, A. P. Huang, R. K. Y. Fu, P. K. Chu, L. Shao, T. Höchbauer, M. Nastasi, M. Zhang, W. L. Liu, Q. W. Shen, S. H. Luo, Z. T. Song, and C. L. Lin, *J. Appl. Phys.* **98**, 053502 (2005).

<sup>18</sup>J. P. Collinge, *Silicon-on-Insulator Technology: Materials to VLSI*, 3rd ed. (Kluwer Academic, Norwell, MA, 2004), p. 38.

<sup>19</sup>MEDICI user's manual, version 2000.2.

<sup>20</sup>M. Zhu, P. Chen, R. K. Y. Fu, Z. H. An, C. L. Lin, and P. K. Chu, *IEEE Trans. Electron Devices* **51**, 901 (2004).

<sup>21</sup>L. T. Su, K. E. Goodson, D. A. Antoniadis, M. I. Flik, and J. E. Chung, *Tech. Dig. - Int. Electron Devices Meet.* **1992**, 357.