

Fabrication of Low Dielectric Constant Materials for ULSI Multilevel Interconnection by Plasma Ion Implantation

Shu Qin, *Senior Member, IEEE*, Yuanzhong Zhou, Chung Chan, *Fellow, IEEE*, and Paul K. Chu, *Member, IEEE*

Abstract—High dose-rate plasma ion implantation (PII) has been utilized to produce low dielectric constant (k) SiO₂ films for high quality interlayer dielectrics. The SiO₂ films are fluorine-doped/carbon-doped by PII with CF₄ plasma in an inductively-coupled plasma (ICP) reactor. It is found that the use of CF₄ doping results in exceptional dielectric properties which differ significantly from fluorinated SiO₂. The dielectric constant of the SiO₂ film is reduced from 4.1 to 3.5 after 5 minute PII. Other electrical parameters such as bulk resistivity and dielectric breakdown strength are also improved.

I. INTRODUCTION

MULTILEVEL interconnects are widely used in ultra-large-scale integrated circuits (ULSI). However, to minimize the crosstalk and RC time delay, it is necessary to keep the interlayer dielectric capacitance low. This can be implemented through the introduction of low-dielectric constant inter-layer films. The properties and fabrication techniques of the interlayer dielectrics have to meet the following requirements: (1) low dielectric constant, (2) high bulk resistivity and breakdown field strength, (3) good mechanical and chemical properties, (4) high planarization and narrow gap filling capability, and (5) low process temperature. So far, existing techniques [1]–[4] cannot satisfy all of the above requirements due to the limitations of the physical mechanisms. Most low k processes involving organic materials, which usually have some drawbacks on their mechanical and chemical properties, require a relatively high temperature for the chemical decomposition and reaction. Silicon dioxide is a most commonly used interlayer dielectric because of its good properties and compatibility to semiconductor processing. It is known that doping silicon dioxide with fluorine can reduce its dielectric constant [1]–[4]. However, present processing technologies are not able to deliver high quality films of SiOF for low k interlayer dielectrics. The CVD processes are limited by thermodynamics constraints, and consequently, the reduction in dielectric constant is relatively small [1], [2]. The electrical

and mechanical properties of the SiOF dielectric films such like bulk resistivity and breakdown field strength are usually degraded by conventional low k material processes. Also, there are remaining problems concerning the addition of fluorine, which are caused by hydrolysis and will degrade interconnect and device reliability [5]. Fluorine species in SiOF films are not stable and easy to absorb H₂O to form OH and HF. The existing OH will increase the dielectric constant of the films, and both HF and OH can corrode dielectrics and metal layers.

Plasma ion implantation (PII) is a niche doping technology and has been applied to the semiconductor processing [6]–[14]. The primary features of PII are: very high dose rate up to 10¹⁶/cm² s, independent of the implantation area, minimum charging effect, very low cost, and capable of very low energy implant. PII technique is thus well suited to low k dielectric application. The dielectric constant of the films can be flexibly reduced by PII incorporating F or C or any other appropriate dopants into the films by using fluorine/carbon containing gases without thermodynamics constraints.

In this letter, the preparation of a low k material for ULSI applications by PII doping technique is presented. The SiO₂ films are fluorine-doped/carbon-doped by PII with CF₄ plasma in an ICP plasma reactor. Good properties including lower dielectric constant and higher bulk resistivity and breakdown field strength have been achieved.

II. APPARATUS AND EXPERIMENTS

An inductively-coupled plasma (ICP) system, which was described elsewhere [12], was used to conduct the PII experiments. The typical equilibrium CF₄ plasma parameters for this experiment were: plasma density $n_i \approx 10^{11}$ /cm³, electron temperature $T_e \approx 4$ eV, and plasma potential $V_p \approx 30$ V.

P-type (100) Si wafers with resistivity of 2–20 Ω-cm were used as the starting material. A 2500-Å-thick SiO₂ film was grown on the Si surface by routine thermal oxidation. In order to minimize the etching [15] and charging effects [16], the working pressure was kept low with short pulse width and low pulse potential. The typical PII parameters are: base pressure <10⁻⁶ torr, working pressure = 0.2 mtorr, gas flow rate ~12 sccm, RF power = 700 W, pulse voltage = -2 kV. The sample was cooled to room temperature during PII. After PII, a 2000-Å-thick Al layer was deposited on the surface by sputtering and the capacitor structure was patterned by lithography. Afterwards, a post-implant annealing

Manuscript received August 5, 1997; revised July 14, 1998.

S. Qin is with Silicon Genesis Corporation, Bedford, MA 01730 USA (e-mail: sqin@sigen.com).

Y. Zhou and C. Chan are with the Plasma Science and Microelectronics Laboratory, Department of Electrical and Computer Engineering, Northeastern University, Boston, MA 02115 USA.

P. K. Chu is with the Department of Physics and Materials Science, City University of Hong Kong, Kowloon, Hong Kong.

Publisher Item Identifier S 0741-3106(98)08416-X.

TABLE I

SUMMARY OF MAJOR PROPERTIES OF SiO₂ FILMS AFTER PII WHEN WORKING PRESSURE IS 0.2 mTorr. (CF₄ PLASMA, PRESSURE: 0.2 mTorr, ICP RF power: 700 W, PULSE: -2 kV, t_p 2 μs, prf 10 kHz, ANNEALING: 20 MIN, 385 °C, N₂)

	Before treatment	1 min	2 min	3 min	4 min	5 min
ϵ_r	4.10	4.01	3.89	3.86	3.78	3.50
ρ (10 ¹⁴ Ω cm)	0.68	0.75	1.00	1.18	1.52	2.24
E_{break} (10 ⁶ V/cm)	7.02	8.32	8.52	13.09	8.81	17.12
Thickness (Å)	2564	2343	1907	1700	1591	882
Refractive Index	1.460	1.441	1.466	1.464	1.465	1.461
Etching Rate (Å/min)	N/A	222	329	288	243	336

process was performed in N₂ gas at 385 °C for 20 min. The thickness and refractive index of SiO₂ films were measured by an ellipsometer (GAERTNER-L117) and a Dektak profilometer (Veeco-Sloan 8000). The dielectric constant of the films was calculated from the maximum capacitance values in the capacitance-voltage (C-V) measurement at 1 MHz using Al/SiO₂/p-Si structure. The circular capacitors with an area of 1.782×10^{-3} cm² were measured with a HP 4277A LCZ meter. The bulk resistivity (based on the bulk leakage current) and breakdown field strength of the SiO₂ films were measured with a HP 5155A semiconductor parameter analyzer and a curve tracer. SIMS depth profiles were acquired using Cs ion bombardment and quantification was based on reference implant materials.

III. RESULTS AND DISCUSSION

Fig. 1 shows the evolution of the dielectric constant of SiO₂ films versus PII process time for different working pressures. The dielectric constant, ϵ_r , monotonously decreases from 4.10 to 3.50 when the pressure is 0.2 mTorr and the process time is 5 min. This dielectric constant value is the lowest so far comparing to that of conventional fluorinated SiO₂ films. Reduction of ϵ_r with the implant time is caused by higher concentrations of F and C in the SiO₂ film, either by higher accumulated doses or etching effect during process. The dielectric constants are also reduced when the pressure are 0.5 and 0.7 mTorr. Table I summarizes the major properties of the SiO₂ films after CF₄ PII when the working pressure is 0.2 mTorr. Besides the significant reduction of the dielectric constant, PII also improves bulk resistivity and breakdown field strength in contrast to other conventional low k processes. As the dielectric constant reaches the lowest value of 3.50, the corresponding bulk resistivity increases from 0.68×10^{14} to 2.24×10^{14} Ω·cm. The breakdown field strength increases from 7.02 to 17.12 MV/cm. Another interesting feature is that unlike other conventional low k processes there is no obvious reduction of the refractive index of the SiO₂ film [2]. It remains fairly between 1.44 and 1.46, and this unique characteristic may be caused by the addition of carbon.




Fig. 1. The dielectric constant of SiO₂ films versus the PII process time for the different working pressure.




Fig. 2. SIMS profiles of F and C in SiO₂ film after a 0.5 mTorr CF₄ PII.

The etching data during CF₄ PII are also shown in Table I. CF₄ is often used as an etchant gas for both Si and SiO₂ in semiconductor fabrication. Etching will change the structure and cause reduced and saturated retained doses during PII [16]. However, a positive effect is that it may be beneficial to planarization and gap filling of dielectric interlayers [17].

The addition of carbon in SiO₂ films by CF₄ PII and its correlation with fluorine may play an important role in reducing the dielectric constant and improving the electrical properties. The hydrolysis reaction of fluorinated SiO₂ dielectrics is believed to be the major concern affecting dielectric stability and device reliability [1]–[4]. The additional use of carbon doping to achieve both a lower dielectric constant and improved film stability has been reported [3], but the mechanism still needs further investigation. The carbon can form C–F and C–O bonds and eliminate unstable Si–F or O–F bonds. Because C–F and C–O bonds have higher chemical bond strengths than Si–F and O–F bonds [18], the fluorine-doped/carbon-doped SiO₂ films by PII can retard hydrolysis reaction and therefore improve film stability and device reliability.

Fig. 2 displays the SIMS profiles of F and C in the SiO₂ films after CF₄ PII. The results show that the processed SiO₂ has nonuniform in-depth distributions of F and C. An analysis of a double layer model indicates that the 882 Å F/C doped SiO₂ film ($\epsilon_r = 3.5$) consists of a 300 Å layer 1 ($\epsilon_r = 2.8$) and a 582 Å layer 2 ($\epsilon_r = 4.0$). Therefore, it appears to be possible to achieve a high quality dielectric with a dielectric constant lower than 3.0 by an optimized PII process.

IV. CONCLUSION

Plasma ion implantation (PII) has been demonstrated to be an efficient and low cost process to prepare high quality low-dielectric constant (low k) SiO₂ films for ULSI. The dielectric constant of the SiO₂ films prepared by CF₄ PII is reduced from 4.10 to 3.50 and the bulk resistivity and dielectric breakdown field strength are also improved.

REFERENCES

- [1] C. H. Ting and T. E. Seidel, "Methods and needs for low k material research," *Low-Dielectric Constant Material-Synthesis and Applications in Microelectronics*, T.-M. Lu, S. P. Murarka, T.-S. Kuan, and C. H. Ting, Eds. Pittsburgh, PA: Materials Research Soc., 1995, vol. 381, pp. 3–19.
- [2] T. Homma, "Fluorinated SiO₂ films for interlayer dielectrics in quarter-micron ULSI multilevel interconnections," *Low-Dielectric Constant Material-Synthesis and Applications in Microelectronics*, T.-M. Lu, S. P. Murarka, T.-S. Kuan, and C. H. Ting, Eds., Pittsburgh, PA: Materials Research Soc., 1995, vol. 381, pp. 239–248.
- [3] P. Singer, "Wafer processing news," *Semicond. Int.*, p. 36, Jan. 1997.
- [4] T. Homma, R. Yamaguchi, and Y. Murao, "A room temperature chemical vapor deposition SiOF film formation technology for the interlayer in submicron multilevel interconnections," *J. Electrochem. Soc.*, vol. 140, pp. 687–692, 1993.
- [5] M. Murakami and S. Matsushita, "SiOF films: The problem in logic devices," *Semicond. Int.*, p. 291, July 1996.
- [6] P. K. Chu, S. Qin, C. Chan, N. W. Cheung, and L. A. Larson, "Plasma immersion ion implantation—A fledgling technique for semiconductor processing," *Mater. Sci. Eng. Rep.*, vol. R17, nos. 6–7, pp. 207–280, 1996.
- [7] S. Qin, N. McGruer, C. Chan, and K. Warner, "Plasma immersion ion implantation doping using a microwave multipolar bucket plasma," *IEEE Trans. Electron Devices*, vol. 39, pp. 2354–2358, Oct. 1992.
- [8] S. Qin and C. Chan, "Plasma immersion ion implantation doping experiments for microelectronics," *J. Vac. Sci. Technol. B*, vol. 12, no. 2, pp. 962–968, Mar./Apr. 1994.
- [9] ———, "An evaluation of contamination from plasma immersion ion implantation on silicon device characteristics," *J. Electron. Mater.*, vol. 23, no. 3, pp. 337–340, 1994.
- [10] J. D. Bernstein, S. Qin, C. Chan, and T.-J. King, "High dose-rate hydrogen passivation of polycrystalline silicon CMOS TFT's by plasma ion implantation," *IEEE Trans. Electron Devices*, vol. 43, no. 11, pp. 1876–1882, 1996.
- [11] S. Qin, J. D. Bernstein, Y. Zhou, W. Liu, C. Chan, and T.-J. King, "Short-time hydrogen passivation of poly-Si CMOS thin films transistors by high dose rate plasma ion implantation," *Ion-Solid Interactions for Materials Modification and Processing*, D. B. Paker, D. Ila, Y.-T. Cheng, L. R. Harriott, and T. W. Sigmon, Eds. Pittsburgh, PA: MRS, 1996, vol. 396, pp. 515–520.
- [12] S. Qin, Y. Zhou, T. Nakatsugawa, and C. Chan, "Optimizing high efficient plasma immersion ion implantation hydrogenation for poly-Si thin film transistors," *Nucl. Instrum. Meth. Phys. Res. B*, vol. B124, pp. 69–75, 1997.
- [13] J. B. Liu, S. S. K. Lyer, C. M. Hu, N. W. Cheung, R. Gronsky, J. Min, and P. K. Chu, "Formation of buried oxide in silicon using separation by plasma implantation of oxygen," *Appl. Phys. Lett.*, vol. 67, pp. 2361–2363, 1995.
- [14] J. Min, P. K. Chu, Y. C. Cheng, J. B. Liu, S. S. K. Lyer, and N. W. Cheung, "Nucleation mechanism of SPIMOX (separation by plasma implantation of oxygen)," *Surf. Coatings Technol.*, vol. 85, pp. 60–63, 1996.
- [15] J. Shao, S. Qin, Z. Zhao, and C. Chan, "Etching and charging effects on dose in plasma immersion ion implantation," *Mat. Res. Soc. Symp. Proc.*, Pittsburgh, PA, 1995, vol. 354, pp. 111–116.
- [16] S. Qin, J. Bernstein, Z. Zhao, W. Liu, C. Chan, J. Shao, and S. Denholm, "Charging effects in plasma immersion ion implantation for microelectronics," *J. Vac. Sci. Technol. B*, vol. 13, no. 5, pp. 1994–1998, Oct. 1995.
- [17] P. Singer, "The future of dielectric CVD: High-density plasmas?," *Semicond. Int.*, p. 126, July 1997.
- [18] D. R. Lide, Editor in Chief, *Handbook of Chemistry and Physics*, 77th ed. Boca Raton, FL: CRC, 1996, pp. 9–52.